Computation of Floating Point Operations and Functions in FPGA

Sruthi.R.S
Department of Electronics and Communication
Mohandas College of Engineering and Technology

Abstract — Floating point describes a method of representing an approximation of a real number in a way that can support a wide range of values. Many scientific applications require floating point arithmetic because of high accuracy in their calculations. FPGAs are becoming more suitable for supporting high speed floating point arithmetic units. Floating point units are widely used in digital applications such as digital signal processing, digital image processing and multimedia. Many algorithms depend on floating point arithmetic because floating point representation supports wide range. This paper proposes a floating point unit with Arithmetic and Trigonometric operations for floating point numbers based on IEEE 754 standard and to enhance the performance of the system. The arithmetic unit allows various arithmetic operations such as, Addition, Subtraction, Multiplication and Division on floating point numbers. It is synthesized and simulated on the Virtex-6 FPGA board using Xilinx ISE Design Suite 14.5 and Modelsim SE 6.5b.

Keywords— FPGA, Floating point, IEEE754 standard, Virtex-6

I. INTRODUCTION

The floating point operations have found intensive applications in the various fields for the requirements for high precious operation due to its great dynamic range, high precision and easy operation rules. High attention has been paid on the design and research of the floating point processing units. With the increasing requirements for the floating point operations for the high-speed data signal processing and the scientific operation, the requirements for the high-speed hardware floating point arithmetic units have become more and more exigent. The implementation of the floating point arithmetic has been very easy and convenient in the floating point high level languages, but the implementation of the arithmetic by hardware has been very difficult. With the development of the very large scale integration (VLSI) technology, a kind of devices like Field Programmable Gate Arrays (FPGAs) have become the best options for implementing floating hardware arithmetic units because of their high integration density, low price, high performance and flexible applications requirements for high precious operation. The recent advancements in the area of Field Programmable Gate Array (FPGAs) has provided many useful techniques and tools for the development of dedicated and reconfigurable hardware employing complex digital circuits at the chip level. Therefore, FPGA technology can be gainfully utilized in order to develop digital circuits so that the problem of floating-point representation of numbers and the computational resources required while performing the arithmetic and logical operations during execution of the algorithm could be solved at the hardware level. Floating point describes a method of representing an approximation of a real number in a Way that can support a wide range of values. The numbers are in general, represented approximately to a fixed number of significant digits (the mantissa) and scaled using an exponent. Floating point operations are very complex operations because they require many algorithms. Floating point units are widely used in digital applications such as digital signal processing, digital image processing and multimedia. Digital arithmetic operations are very important in the design of digital processors and application specific systems. Many of the algorithms used in DSP and matrix arithmetic require elementary functions such as trigonometric, inverse trigonometric, logarithm, exponential, multiplication, and division functions. Often trigonometric functions are used.
in embedded applications. Arithmetic circuits form an important class of circuits in digital systems. With the remarkable progress in the Very Large Scale Integration (VLSI) circuit technology, many complex circuits, unthinkable yesterday have become easily realizable today. Algorithms that seemed impossible to implement now have attractive implementation possibilities for the future. This means that not only the conventional computer arithmetic methods, but also the unconventional ones are worth investigation in new designs. In Conventional floating point units, the most frequently used floating point operations are addition/subtraction counting for more than 94% of all floating point instructions. Hence the employment of highly performing divider, multiplier, adder and subtractor modules is of high importance. The floating point unit is one of the most important custom applications needed in most hardware designs, as it adds accuracy, robustness to quantization errors and ease of use. This paper includes the different floating point operations like Addition, Subtraction, Multiplication and Division into a single unit. Also including a Trigonometric unit for the floating point numbers. There by increasing the flexibility and performance of the system.

II. FLOATING-POINT REPRESENTATION

The IEEE754 standard floating-point format consists of three fields—a sign bit, a biased exponent, and a mantissa. Single-precision numbers have a 1-bit sign, 8-bit exponent, and 23-bit mantissa as shown in Fig. 1(a). Double-precision numbers have a 1-bit sign, 11-bit exponent, and 52-bit mantissa as shown in Fig. 1(b).

\[ X = (-1)^s \times (1:f) \times (2^{e-127}) \]  

(1)

\[ X = (-1)^s \times (1:f) \times (2^{e-1023}) \]  

(2)

There is an implied “1” to the left of the binary point (except in the special case of denormal numbers)[20]

Floating-point numbers have an advantage of being able to cover a much larger dynamic range compared to fixed-point numbers. The disadvantage is that floating-point computations are much more complex to implement in hardware.

III. FLOATING POINT ARITHMETIC

The floating point unit consist of Arithmetic unit and Trigonometric unit. The arithmetic operation consists up of Addition, Subtraction, Multiplication and Division. The proposed block diagram for the floating point unit is given in figure 2.
All arithmetic operations have these five stages:
1. Unpacking
2. Pre-normalize: the operands are transformed into formats that make them easy and efficient to handle internally.
3. Arithmetic core: the basic arithmetic operations are done here.
4. Post-normalize: the result will be normalized if possible (leading bit before decimal point will be 1, if normalized) and then transformed into the format specified by the IEEE standard.
5. Rounding: The IEEE standard specifies four rounding modes round to nearest, round to zero, round to positive infinity, and round to negative infinity. Table 1 shows the rounding modes selected for various bit combinations of rounding mode[2]. Based on the rounding changes to the mantissa corresponding changes has to be made in the exponent part also.

<table>
<thead>
<tr>
<th>Bit combination</th>
<th>Rounding Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>round_nearest_even</td>
</tr>
<tr>
<td>01</td>
<td>round_to_zero</td>
</tr>
<tr>
<td>10</td>
<td>round_up</td>
</tr>
<tr>
<td>11</td>
<td>round_down</td>
</tr>
</tbody>
</table>

A) Floating Point Addition/Subtraction

The conventional floating-point addition algorithm consists of five stages exponent difference, pre alignment, addition, normalization and rounding [6]. Given floating point numbers X1 and X2, X1 = (s1, e1, f1) and X2 = (s2, e2, f2), X1+X2, the stages for computing are described as follows. The equations are given by,

Two floating point numbers are added as:
(F1×2^{E1}) + (F2×2^{E2}) = F×2^E \quad \text{(3)}

Where \( E = E1 + E2 \)

Two floating point numbers are subtracted as:
(F1×2^{E1}) - (F2×2^{E2}) = F×2^E \quad \text{(4)}

Where \( E = E1 - E2 \)

The floating point addition/subtraction algorithm is as follows:

1) Find exponent difference \( d = e1 - e2 \). If \( e1 < e2 \), swap position of mantissas. Set larger exponent as tentative exponent of result.
2) Pre-align mantissas by shifting smaller mantissa right by bits.
3) Add or subtract mantissas to get tentative result for mantissa.
4) Normalization. If there are leading-zeros in the tentative result, shift result left and decrement exponent by the number of leading zeros. If tentative result overflows, shift right and increment exponent by 1 bit.
5) Round mantissa result. If it overflows due to rounding, shift right and increment exponent by 1 bit.

B) Floating Point Multiplication

Algorithmically, floating-point multiplication is much simpler than floating-point addition. However, a very wide integer multiplier is required. Given floating-point numbers \( X1 \) & \( X2 \), \( X1 = (s1, e1, f1) \) and \( X2 = (s2, e2, f2) \), \( X1 \times X2 \), can be computed using:

\[
\begin{align*}
S_p &= s1 \smallskip XOR \smallskip s2 \quad \text{(5)} \\
e_p &= e1 + e2 - \text{bias} \quad \text{(6)} \\
1.fp &= 1.f1 \times 1.f2 \quad \text{(7)}
\end{align*}
\]

Only the main parts of the data path are shown for clarity. If the result from the multiplier has two bits left of the binary point, the mantissa has to be shifted right to compensate and the exponent is incremented. If the rounding of the mantissa results in an overflow, the mantissa is shifted right by one and the exponent is incremented [9]. The floating point multiplication algorithm is as follows:

1) Multiply the mantissas, \( M1 \times M2 \).
2) Placing the decimal point in the result.
3) Adding the exponent.
4) Obtaining the sign bit, \( S1 \smallskip XOR \smallskip S2 \).
5) Normalizing the result.
6) Rounding the result.
7) Check underflow or overflow.

C) Floating Point Division

Algorithmically, floating point multiplication is much simpler than floating point addition. The floating point division algorithm is similar to that of the floating point multiplier algorithm [3][16]. Given floating point numbers \( X1 \) & \( X2 \), \( X1 = (s1, e1, f1) \) and \( X2 = (s2, e2, f2) \), \( X1 / X2 \), can be computed using:

\[
\begin{align*}
S &= s1 \smallskip XOR \smallskip s2 \quad \text{(8)} \\
e &= e1 - e2 + \text{bias} \quad \text{(9)} \\
f &= f1 / f2 \quad \text{(10)}
\end{align*}
\]

The floating point division algorithm is as follows:

1) Divide the mantissas, \( f1 / f2 \)
2) Placing the decimal point in the result.
3) Subtracting the exponent.
4) Obtaining the sign bit, s1 XOR s2.
5) Normalizing the result.
6) Rounding the result.
7) Check underflow or overflow.

IV. FLOATING POINT TRIGONOMETRIC FUNCTIONS

In this version all the trigonometric modules are created as look up table (LUT). To all the input values there is an equivalent double precision floating point unit value, to the input an un-signed value is given. The input port bits can be configured to any number of bits. It also supports all quadrants i.e. sine and cosecant is positive in first and second quadrants and negative in third and fourth quadrants, tangent and cotangent are positive in first and third quadrants and negative in second and fourth quadrants, cosine and secant are positive in first and fourth quadrants and negative in second and third quadrants (Fig 3).

If the value of the degrees is greater than 360 then the value is passed into the divider circuit, in this circuit the total value is divided by the value 360 and returns the remainder value that is less than 360, then the value is given as degrees to the top module and checks for the positive or negative quadrants. “ACTV” value decides which block to activate and passes the corresponding input value to that block and the output value is the same value as in the LUT or changed according to the corresponding quadrants.

Fig.3: Trigonometric quadrants

This architecture is created using look up table. But instead of creating the table for all the values it is created only for the first 90 values and all the remaining values are derived using these 90 values. From the top module using “ACTV” Input we can choose which function to activate.
V. SIMULATION RESULTS

The arithmetic and trigonometric blocks in the floating point unit explained has been coded in HDL and simulated using modelsim simulator. The simulation results for all operations performed by the unit are shown below.

a) Addition
Opa=90=0100000001011101010101000000000000000000 0000000000000000
Opb=0.07=00111111101100011110101110000101000111101011
Opa+Opb=rounded_out=90.07=0100000001011101010101000000000000000000000000000000000

b) Subtraction
Opa=90=0100000001011101010101000000000000000000 0000000000000000
Opb=0.07=00111111101100011110101110000101000111101011
Opa+Opb=rounded_out=89.93=0100000000010100000000000000000000000000000000000000000000000000
c) Multiplication
Opa=5=010000000001010000000000000000000000000000000000000000000000000
Opb=4=010000000001000000000000000000000000000000000000000000000000000
Opa×Opb=rounded_out=20=010000000110100000000000000000000000000000000000000000000000000

d) Division
Opa=20=010000000011010000000000000000000000000000000000000000000000000
Opb=5=010000000001010000000000000000000000000000000000000000000000000
Opa/Opb=rounded_out=4=010000000010100000000000000000000000000000000000000000000000000

e) Trigonometric functions
i. Sine
Input: degree=120
Output: data_sin=3febb67ae8584ca0=0.866025

Fig.9: Simulation results of double precision floating point Sine function

ii. Cosine
Input: degree=60
Output: data_cos=3fe0000000000001=0.5

Fig.10: Simulation results of double precision floating point Cosine function

iii. Tangent
Input: degree=60
Output: data_tan=3ffbb67ae8584ca8=1.73205

Fig.11: Simulation results of double precision floating point Tangent function

iv. Cosecant
Input: degree=60
Output: data_csc=3ff279a74590331d=1.1547
Fig. 12: Simulation results of double precision floating point Cosecant function

v. Secant
Input: degree=200
Output: data_sec=bff106df459ea072 = -1.0641

Fig. 13: Simulation results of double precision floating point Secant function

vi. Cotangent
Input: degree=300
Output: data_cot=bfe279a74590331e = -0.5735

Fig. 14: Simulation results of double precision floating point Cotangent function

**TABLE 2 DEVICE UTILIZATION AND TIMING SUMMARY**

<table>
<thead>
<tr>
<th>Device Utilization Summary</th>
<th>Previous work[1]</th>
<th>Proposed work</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of slice registers</td>
<td>4710</td>
<td>434</td>
</tr>
<tr>
<td>Number of Slice LUTs</td>
<td>7681</td>
<td>6568</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Timing Analysis</th>
<th>Previous work[1]</th>
<th>Proposed work</th>
</tr>
</thead>
<tbody>
<tr>
<td>Minimum Period(ns)</td>
<td>9.292</td>
<td>3.525</td>
</tr>
<tr>
<td>Maximum frequency(MHz)</td>
<td>106.474</td>
<td>283.459</td>
</tr>
</tbody>
</table>
Table 2 shows the comparison of device utilization summary and timing summary reports of the proposed work with a previous work [1] on Virtex-6 FPGA. The results shows a better device utilization in the proposed work and have a minimum period of 3.526ns and maximum frequency of 283.599MHz which shows an increase in performance of the floating point arithmetic unit compared with the previous work.

VI. CONCLUSION

This paper presents a Double precision floating point arithmetic and trigonometric unit in FPGA. The arithmetic operations include addition, subtraction, multiplication and division. The main advantage of this FPU is that it can compute different trigonometric functions that support double precision IEEE754 standard floating point format. The whole unit is synthesised on the Virtex 6 FPGA board using Xilinx ISE Design Suite 14.5 and simulated using Isim and Modelsim SE 6.5b.

REFERENCES


