Study of symmetrical and asymmetrical source cascaded Multilevel Inverter

Jyotiprakash Mohapatra¹, Satabdi Das², Dr Bhagabata Panda³

¹²³Department of Electrical Engg, KIIT University, mohapatra

Abstract— Multilevel Inverter’s created level of interest in both industrial application and as well as research areas the new topology of Multilevel inverter produces an important alternative to the classical inverter because of its limitations. In this paper a new class of Multilevel inverter based on “Multilevel DC Link Inverter (MLDCL) topology [1] and a bridge inverter to produce the desired output. In this MLDCL each part having separate DC source which provides stair case output approximating the rectified shape of commanded sinusoidal wave with or without any PWM technique which in later produces an AC output by alternating the polarity. In this paper the limitations made by previous paper was overcome and simulation result in PSIM (9.1.1 version) was shown.

Keywords—Multilevel Inverter, MLDCL, Symmetrical and asymmetrical source, Level generation and polarity generation

I. INTRODUCTION

Recently DC to AC conversion process is growing very rapidly for the area of power electronics, transmission & distribution and utilization of electric power [6]. The application of this are mostly encountered in the area of a less dv/dt, output is distortion less, good voltage & current waveform with most undesirable harmonics eliminated, less switching loss. Now depending upon the output waveform inverter classification are square wave, quasi square wave, two level PWM inverter and multilevel inverter [13]. Particularly MLI’s has been introduced for large power and medium voltage applications. The main theoretical aspect behind the MLI structure is to get an output voltage with semiconductor switches to perform the conversion process by synthesizing a stair case voltage waveform which includes a no of DC voltage source. Here capacitors, batteries & renewable energy sources may be used as sources.

1.1 Advantages of Multilevel Inverter

The proposal of multilevel inverter for conversion of DC to AC has following advantages

- This ensures the voltage sharing among active switches which is not easy in the case of two level inverter [2].
- Substantially reduced in size and volume because of elimination of switches.
- It produces an output having better voltage profile with minimum harmonic content.
- Another advantage is instead of GTO we can use IGBT/MOSFET because of its faster switching process and less gate drive requirement as compared to GTO.
- MLI’s draw input current with low distortion.
- As MLI’s receives a much more attention towards both in topologies and control schemes & it has some limitations-for an increased no of levels we have to use additional switches/sources which may increase the cost, complexity and volume of the circuit.

Generally switches having low rating can be used in MLI & the requirement for each switch are their related gate drive unit, heat sink which will cause the entire system to be costlier. This paper introduces a new type of Multilevel Inverter termed as “Multi Level DC Link Inverter (MLDCL)” and a bridge inverter. The so called new topology of MLDCL has paying great attention in the academic as well as industry. Analysis of this topology is requires no of semiconductor switches, total voltage blocking capability & requirement, chances of even power distribution amongst the
sources, optimal distribution of switching frequency, possibility of employing both symmetrical & asymmetrical sources.

1.2. Terminology & assessment parameters

1.2.1. Terminology

The various criteria needed to assess the proposed topology is presented below

A. Reduced device count [12]
- This topology claims to be used as the less no of semiconductor switches for a given voltage level

B. Voltage blocking capability
- Total voltage blocking capability refers to the sum of voltage blocking capability needed for its power switches & is termed as voltage blocking capability.

- When all the input voltage sources to an Multilevel Inverter are same then it is termed as symmetrical source otherwise it is called as asymmetric. Binary and trinary source configuration are the two examples of asymmetric source configuration. In binary source configuration the value of voltage levels are in geometric progression (GP) with a multiplication factor of 2. Similarly for trinary source the GP factor is 3. In this paper both symmetrical & asymmetrical source configuration are employed.

D. Level generation and polarity generation
- Generally Multilevel Inverters produces an output voltage in a stepped form consisting of input DC levels with their additive & subtractive combinations. So the output wave form consists of a no. of levels with both positive & negative half cycles. The part which produces level is termed as level generation & the part which produces polarity is termed as polarity generation part.

1.2.2 Assessment parameters

Merits of this topology is primarily judged based upon the following factors

- The total no of semiconductor switches.
- Total voltage blocking capability.
- The optimal controllability of the topology.
- Possibility of employing symmetrical & asymmetrical source.

II. PROPOSED MLDCL TOPOLOGY

Fig. 1 indicates the schematic diagram of proposed MLDCL topology that contains four input DC sources and eight switches and a single phase full bridge inverter. This has a distinct level generation part & polarity generation part. The part on which levels are created consists of 8 switches (S_w = 1,2,3,…,8) and the polarity generation part consists of 4 switches (P_w = 1,2,3,4). The level generation part synthesizes the DC voltage source V_bus(t) connected to the polarity generation part and I_bus(t) is the bus current. In the polarity generation part the polarity alternates & produces AC voltage waveform.

![Fig 1. Diagram of MLDCL](chart)
In this topology both symmetrical and asymmetrical source of configuration are employed. For symmetrical source the value of source voltage are 10v each while for asymmetrical source the value of voltages are 10V, 20V, 30V, 40V. On comparison with the cascaded topology this topology reduces the no of device count as well as the gate drive units. The various valid switching states are given below

<table>
<thead>
<tr>
<th>State</th>
<th>( V_{bus}(t) )</th>
<th>Switches in ON state</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>VDC,1</td>
<td>( S_2, S_3, S_5, S_7 )</td>
</tr>
<tr>
<td>2</td>
<td>VDC,2</td>
<td>( S_1, S_4, S_5, S_7 )</td>
</tr>
<tr>
<td>3</td>
<td>VDC,3</td>
<td>( S_1, S_3, S_6, S_7 )</td>
</tr>
<tr>
<td>4</td>
<td>VDC,4</td>
<td>( S_1, S_3, S_5, S_8 )</td>
</tr>
<tr>
<td>5</td>
<td>VDC,1 + VDC,2</td>
<td>( S_2, S_4, S_5, S_7 )</td>
</tr>
<tr>
<td>6</td>
<td>VDC,1+ VDC,3</td>
<td>( S_2, S_3, S_6, S_7 )</td>
</tr>
<tr>
<td>7</td>
<td>VDC,1 + VDC,4</td>
<td>( S_2, S_3, S_5, S_8 )</td>
</tr>
<tr>
<td>8</td>
<td>VDC,2 + VDC,3</td>
<td>( S_1, S_4, S_6, S_7 )</td>
</tr>
<tr>
<td>9</td>
<td>VDC,2 + VDC,4</td>
<td>( S_1, S_4, S_5, S_8 )</td>
</tr>
<tr>
<td>10</td>
<td>VDC,3 + VDC,4</td>
<td>( S_1, S_3, S_6, S_8 )</td>
</tr>
<tr>
<td>11</td>
<td>VDC,1 + VDC,2+ VDC,3</td>
<td>( S_2, S_4, S_6, S_7 )</td>
</tr>
<tr>
<td>12</td>
<td>VDC,2 + VDC,3+ VDC,4</td>
<td>( S_1, S_4, S_6, S_8 )</td>
</tr>
<tr>
<td>13</td>
<td>VDC,1 + VDC,3+ VDC,4</td>
<td>( S_2, S_3, S_6, S_8 )</td>
</tr>
<tr>
<td>14</td>
<td>VDC,1 + VDC,2+ VDC,4</td>
<td>( S_2, S_4, S_5, S_8 )</td>
</tr>
<tr>
<td>15</td>
<td>VDC,1 + VDC,2+ VDC,3+ VDC,4</td>
<td>( S_2, S_4, S_6, S_8 )</td>
</tr>
<tr>
<td>16</td>
<td>0</td>
<td>( S_1, S_3, S_5, S_7 )</td>
</tr>
</tbody>
</table>

It can be easily observed from the table that four switches conduct at the same time for a given level for the level generation and two switches for polarity generation. For the polarity generation switches P1/P2 operates for positive half cycle & P3/P4 operates for negative half cycle and P1, P2/P3, P4 for zero level. The total voltage blocking capability of this topology is minimum which is sum of all the input voltage values. For symmetric source configuration \( Vdc_1=Vdc_2=Vdc_3=Vdc_4=Vdc \), it can be observed that the switches need to block a voltage of \( Vdc \) & a current equal to the load current. This topology was primarily discussed in [14] on which three phase bridge is used instead of SPFB to reduce the current ripple for BLDC motor.

Generally in the MLDCL the cells provide a staircase shaped DC bus voltage to the SPFB inverter which in turn alternates the voltage polarity to provide an AC voltage of staircase shaped. The relation between the DC bus voltage and current are mentioned below [10]

\[
V_{bus(t)} = |V_{dc}| \tag{1}
\]

\[
I_{bus(t)} = \begin{cases} I_a & \text{for } V_0 > 0 \\ -I_a & \text{for } V_0 < 0 \end{cases} \tag{2}
\]

**III. SIMULATION AND EXPERIMENTAL RESULTS**

To examine the proposed topology simulation has been done for a 1-phase circuit to produce an output of 50 Hz supply. For symmetrical source the output is 40V while for asymmetrical source the output is 100V. The fundamental switching scheme is used to generate gating signals. The experiment has been done on RL load having values 10Ω & 25mH for both symmetrical and asymmetrical source. The THD value for symmetrical source was found to be 15.58 % while for asymmetrical source it is found to be19.74 %. Simulation diagram and wave forms are shown below
IV. CONCLUSION

Generally MLI’s continue to gain importance in both more power & less power applications so many research persons innovate separate topologies for separate solutions. Also the new topologies are introduced with less no of devices, higher output resolution. In this paper a new topology with developed version was presented. The qualitative & quantitative analysis of MLDCL was discussed in this paper.

REFERENCES

[6] G.madhu sagarbabu, Mr.G.Durga Prasad and Dr.V.Jagathesan "Multilevel DC link inverter topology with less no of switches", in Advance in Electronics & Electric engg., vol.4, pp.67-72,2014


